

MSP430 Teaching Materials

Lecture 10 Digital-to-Analogue Conversion & Direct Memory Access (DMA)



Texas Instruments Incorporated University of Beira Interior (PT)

Pedro Dinis Gaspar, António Espírito Santo, Bruno Ribeiro, Humberto Santos University of Beira Interior, Electromechanical Engineering Department www.msp430.ubi.pt



Copyright 2009 Texas Instruments All Rights Reserved



Contents (1/2)




Digital-to-Analogue Converter (DAC) introduction

DAC types

DAC's characteristic parameters

DAC12 module:

- Features
- Operation
- Registers





Contents (2/2)




Direct Memory Access (DMA) capability

DMA configuration and operation:

- Block diagram
- Features
- System and DMA interrupts
- DMA transfers


DMA Registers







- The final stage in digital processing is to convert the digital output value to a signal that can be used by the real world e.g. a voltage or current;
- A Digital-to-Analogue converter (DAC) is an electronic device or circuit that converts a digital representation of a quantity to a discrete analogue value;
- □ The inputs to a DAC are the digital value and a reference voltage V_{REF} to set the analogue output level;







- Provides a continuous time output signal, mathematically often treated as discrete Dirac pulses into a zero-order hold and consisting of a series of fixed steps;
- □ Filtering the discrete output signal can be used to approximate a continuous time signal, as well as:
 - Increasing the resolution;
 - Increasing the number of discrete levels and;
 - Reducing the level size (reduces the quantization error).





Introduction (3/3)




□ Ideal DAC output:

- A sequence of impulses filtered to construct a continuous time analogue signal;
- Precise reproduction of the sampled signal up to the Nyquist frequency.

□ Real DAC output: Reconstruction is not precise

- Filter has infinite phase delay;
- There will be quantization errors.
- The digital data sequence is usually converted into an analogue voltage at a uniform update rate;
- The clock signal latches the actual data of the digital input data sequence and the DAC holds the output analogue voltage until the next clock signal latches new data.





DAC types (1/2)



□ Binary Weighted DAC:

- Contains one resistor (or current source) for each bit of the DAC connected to a common voltage source V_{REF};
- There are accuracy problems (high precision resistors are required);

R/2R Ladder DAC:

- Binary weighted DAC that uses a repeating cascaded structure of resistors of value R and 2R;
- The MSP430's DAC12 module uses this architecture.






DAC types (2/2)



□ R/2R Ladder DAC:


• Example: R/2R 4 bit DAC architecture:



Data bit "Low" -> Switch current to ground

Data bit "high" -> Switch current to negative input of OpAmp

Switch current to negative input of Op-Amp which is a virtual ground



Copyright 2009 Texas Instruments All Rights Reserved





□ Resolution (*n*):

- Number of possible DAC output levels, 2ⁿ (n: no. of bits);
- The Effective Number Of Bits (ENOB) is the actual resolution achieved by the DAC, taking into account errors like nonlinearity, signal-to noise ratio.

Integral Non-Linearity (INL):

Deviation of a DAC's transfer function from a straight line.

Differential Non-Linearity (DNL):

- Difference between an actual step height and the ideal value of 1 LSB;
- DNL < 1 LSB, the DAC is monotonic, that is, no loss of data.







Offset error:

Analogue output voltage when the digital input is zero.

Gain error:

 Difference between the ideal maximum output voltage and the actual maximum value of the transfer function, after subtracting the offset error.

Monotonicity:

 Ability of the analogue output of the DAC to increase with an increase in digital code or the converse.

Total Harmonic Distortion (THD):

Distortion and noise introduced to the signal by the DAC.

Dynamic range:

Difference between the largest and the smallest signals.



Copyright 2009 Texas Instruments All Rights Reserved





□ The 12 bit DAC12 module is a voltage output DAC;

All the MSP430 hardware development tools contain this module;

The MSP430FG4618 device on the Experimenter's board has two DAC12 modules, allowing them to be grouped together for synchronous update operation.






DAC12 module



□ DAC12 block diagram:






Copyright 2009 Texas Instruments All Rights Reserved





- **12 bit monotonic output;**
- □ 8-bit or 12-bit voltage output resolution;
- Programmable settling time vs. power consumption;
- Internal or external reference selection;
- Straight binary or Two's complement data format;
- □ Self-calibration option for offset correction;
- **Synchronized update capability for multiple DAC12s;**
- Direct Memory Access (DMA) enable.





DAC12 operation (1/4)



DAC12 core:

- Dynamic range controlled by:
 - DAC's resolution: 8 bits or 12 bits (DAC12RES bit);
 - Full-scale output: $1 \times V_{\text{REF}}$ or $3 \times V_{\text{REF}}$ (DAC12IR bit);
 - Input data format: straight binary or two's complement (DAC12DF bit).
- The output voltage (straight binary data format):

Resolution	DAC12RES	DAC12IR	Output voltage
12 bit	0	0	$V_{OUT} = V_{REF} \times 3 \times \frac{DAC12 xDAT}{4096}$
12 bit	0	1	$V_{OUT} = V_{REF} \times \frac{DAC12 xDAT}{4096}$
8 bit	1	0	$V_{OUT} = V_{REF} \times 3 \times \frac{DAC12 xDAT}{256}$
8 bit	1	1	$V_{OUT} = V_{REF} \times \frac{DAC12 xDAT}{256}$



Copyright 2009 Texas Instruments All Rights Reserved





DAC12 operation (2/4)



DAC12_xDAT Data Format:

The data format modifies the full-scale output voltage:











Updating the DAC12 voltage output (DAC12_xDAT reg.):

- Configurable with the DAC12LSELx bits:
 - DAC12LSELx = 0: Immediate when new data is written;
 - DAC12LSELx = 1: Grouped (data is latched);
 - DAC12LSELx = 2: Rising edge from the Timer_A CCR1;
 - DAC12LSELx = 3: Rising edge from the Timer_B CCR2.





Copyright 2009 Texas Instruments All Rights Reserved





DAC12 operation (4/4)




DAC12 Interrupts:

- The DAC12IV is shared with the DMA controller;
- This structure provides:
 - Increased system flexibility;
 - No code execution required;
 - Lower power;
 - Higher efficiency.







Copyright 2009 Texas Instruments All Rights Reserved





	DAC	12_xCT	L, DAC	212 Cont	rol Re	egis	ster		9	8
DAC120	PS	DAC12SR		DAC12RES		C12LSE	-	DAC	9 I2CALON	8 DAC12IR
7	6		5	4	3		2		1	0
	C	DAC12AMPx		DAC12DF	DAC12	2IE	DAC12IF	G	DAC12ENC	DAC12GRP
Bit			Description	1		•				·
15	DAC12	2OPS	DAC12 outp DAC12OPS DAC12OPS	= 0 =			2_0 on P6.6 2_0 on V _{eREF}		_1 on P6.7 2_1 on P5.1	
14-13	DAC12	2REFx	DAC12REF1 DAC12REF1 DAC12REF1	ence voltage: DAC12REF0 = 00 DAC12REF0 = 01 DAC12REF0 = 10 DAC12REF0 = 11		$\begin{array}{c} \uparrow \\ \uparrow \\ \uparrow \\ \uparrow \\ \uparrow \\ \end{array}$	V _{REF} V _{REF} Ve _R Ve _R	F+ EF+		
12	DAC12	2RES	DAC12 reso DAC12RES = DAC12RES =	= 0 =			resolution esolution			
11-10	DAC12	2LSELx	DAC12LSEL	1 DAC12LSEL0 = 0 1 DAC12LSEL0 = 0 1 DAC12LSEL0 = 1 1 DAC12LSEL0 = 1	1 ⇒all groupe 0 ⇒Rising ed	ed DAC1 ge of Tir	2_xDAT writt ner_A.OUT1	(TA1)		
9	DAC12	2CALON	DAC12 calib	ration initialized o	r in progress	s when	DAC12CAL	ON = 1		
8	DAC12	2IR		$0 \Rightarrow DAC12 \text{ full-solution}$ $1 \Rightarrow DAC12 \text{ full-solution}$	ale output:	1x refe				
>> Conto	ents				9 Texas Instru Its Reserved	uments				18





	DAC	12_x0	CTL, DAC	12 C	ontro	l Regi	ster		
1	.5	14	13	12		11	10	9	8
DAC1	20PS	DAC	L2SREFx	DAC12R	ES	DAC12LS	ELx	DAC12CALON	DAC12IR
7	6		5	4		3	2	1	0
	[DAC12AMPx		DAC12	2DF	DAC12IE	DAC12IF	G DAC12ENC	DAC12GRP
Bit			Description						
7-5	DAC12AM	1Px	DAC12 amplifier setting: AMP2 AMP1 AMP0 = 000 \Rightarrow AMP2 AMP1 AMP0 = 001 \Rightarrow AMP2 AMP1 AMP0 = 010 \Rightarrow AMP2 AMP1 AMP0 = 011 \Rightarrow AMP2 AMP1 AMP0 = 100 \Rightarrow AMP2 AMP1 AMP0 = 101 \Rightarrow AMP2 AMP1 AMP0 = 111 \Rightarrow AMP2 AMP1 AMP0 = 111 \Rightarrow f: frequency (speed) I: current			Input buffer: Off Low f / I Low f / I Low f / I Medium f / I Medium f / I High f / I		Output buffer: DAC12 off (high Z) DAC12 off (0 V) Low f / I Medium f / I High f / I High f / I High f / I High f / I	
4	DAC12DF	:	DAC12 data form DAC12DF = 0 DAC12DF = 1		$\begin{array}{c} \Rightarrow \\ \Rightarrow \end{array}$	Straight b Two's com			
3	DAC12IE		DAC12 interrupt enable when DAC12IE = 1						
2	DAC12IF	G	DAC12 Interrupt flag DAC12IFG = 1 when interrupt pending						
1	DAC12EN	IC	DAC12 enable when DAC12ENC = 1.						
0	DAC12GF	RP	Groups DAC12_x	with the n	ext higher D	AC12_x whe	n DAC12GRP	P = 1 (exception for	DAC12_1)
<u>>> Co</u>	ntents				ht 2009 Texa All Rights Res	is Instruments served	;		19





DAC12_xDAT, DAC12 Data Register


- The four most significant bits (bits 15 12) are always zero;
- The twelve least significant bits store the DAC12 data (bits 11 – 0);
- The DAC12 data is right justified, but the MSB depends on:
 - Resolution:
 - 8 bit: Bit 7;
 - 12 bit: Bit 11.
 - Data format:
 - Straight binary: MSB is data;
 - Two's complement: MSB is sign.







- The MSP430 has been designed for applications requiring low power;
- When the application requires data-handling, the direct memory access (DMA) capability included in some devices is useful:
 - 5xxx; FG4xx(x); F261x; F16x(x) and F15x;
 - Among these: MSP430FG4618 (Experimenter's board).
- DMA automatically handles data;
- **DMA does not require CPU intervention;**
- DMA helps reduce the power consumption (CPU remains sleeping).









Concept of DMA: move functionality to peripherals:


- Peripherals use less current than the CPU;
- Delegating control to peripherals allows the CPU to shut down (saves power);
- "Intelligent" peripherals are more capable, providing a better opportunity for CPU shutoff;
- DMA can be enabled for repetitive data handling, increasing the throughput of peripheral modules;
- Minimal software requirements and CPU cycles.







DMA configuration and operation (1/9)



□ Block diagram:

Copyright 2009 Texas Instruments All Rights Reserved







- Three independent transfer channels;
- Configurable (ROUNDROBIN bit) DMA channel priorities:
 - Default: DMA0-DMA1-DMA2;
- DMA Transfer cycle time:
 - Requires only two MCLK clock cycles per transfer;
 - Each byte/word transfer requires:
 - 2 MCLK cycles after synchronization;
 - 1 MCKL cycle of wait time after transfer.








- Block sizes up to 65535 bytes or words;
- Configurable edge/level-triggered transfer (DMALEVEL bit).
- Byte or word and mixed byte/word transfer capability:
 - Byte-to-byte;
 - Word-to-word;
 - Byte-to-word (upper byte of the destination word is cleared);
 - Word-to-byte (lower byte of the source word is transferred).







- Four addressing modes for each DMA channel are independently configurable (DMASRCINCRx and DMADSTINCRx control bits):
 - Fixed address to fixed address;
 - Fixed address to block of addresses;
 - Block of addresses to fixed address;
 - Block of addresses to block of addresses.





Copyright 2009 Texas Instruments All Rights Reserved





 Six transfer modes (each channel is individually configurable by the DMADTx bits):

DMADTx	Transfer mode	Description	DMAEN after transfer
000	Single transfer	Each transfer requires a trigger	0
001	Block transfer	A complete block is transferred with one trigger	0
010, 011	Burst-block transfer	CPU activity is interleaved with a block transfer	0
100	Repeated single transfer	Each transfer requires a trigger	1
101	Repeated block transfer	A complete block is transferred with one trigger	1
110, 111	Repeated burst-block transfer	CPU activity is interleaved with a block transfer	1








System interrupts:

- DMA transfers are not interruptible by system interrupts, but system ISRs can be interrupted by DMA transfers;
- Only NMI interrupts can be given priority over the DMA controller (ENNMI bit is set). If the ENNMI bit is not set, system interrupts remain pending until the completion of the transfer.

DMA controller interrupts:

- Each DMA channel has its own DMAIFG flag that is set when the corresponding DMAxSZ register counts to zero (all modes);
- If the corresponding DMAIE and GIE bits are set, an interrupt request is generated.








DMA controller interrupts:

- The MSP430FG4618 implements the interrupt vector register DMAIV;
- All DMAIFG flags are prioritized and combined to source a single interrupt vector;
- DMAIV is used to determine which flag requested an interrupt.







DMA transfers:

• USCI_B I2C module with DMA:

- Two trigger sources for the DMA controller;
- Triggers a transfer when new I2C data is received and when data is required for transmit.

• ADC12 with DMA:

- Automatically moves data from any ADC12MEMx register to another location.
- DAC12 with DMA:
 - Automatically moves data to the DAC12_xDAT register.







DMA transfers:

• DMA with flash memory:

- Automatically moves data to the Flash memory;
- Supports word/byte data transfers to the flash memory;
- The write timing control is done by the Flash controller;
- Write transfers to the Flash memory succeed if the Flash controller set-up is done before the DMA transfer and if the Flash is not busy.

• All DMA transfers:

- Occur without CPU intervention;
- Operate independently of any low-power modes;
- Increase throughput of modules.







DMACTLO, DMA Control Register 0 (FG4618)

14	13	12	11	10	9	8	
Rese	rved		DMA2TSELx				
_	_	_	_	_			
6	5	4	3	2	1	0	
DMA1	TSELx		DMA0TSELx				
	Rese 6	14 13 Reserved 6 5 DMA1TSELx	Reserved 6 5 4	Reserved 12 11 6 5 4 3	Reserved II II II 6 5 4 3 2	Reserved II II II II III IIII IIIII IIIII IIIIII IIIIII IIIIII IIIIII IIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	

All DMAxTSELx registers are the same.

DMAxTSELx	Transfer triggered
0000	when DMAREQ = 1 (DMAREQ = 0 automatically when the transfer starts)
0001	<timer_a> when TACCR2 CCIFG = 1 (CCIFG = 0 automatically when the transfer starts) If CCIE = 1, CCIFG won't trigger a transfer</timer_a>
0010	<timer_b> when TBCCR2 CCIFG = 1 (CCIFG = 0 automatically when the transfer starts) If CCIE = 1, CCIFG won't trigger a transfer</timer_b>







DMACTLO, DMA Control Register 0 (FG4618) (continued)


DMAxTSELx	Transfer triggered	
0011	<usart0>: when URXIFG0 = 1 (URXIFG0 = 0 automatically when the transfer starts) If URXIE0 = 1, URXIFG0 flag won't trigger a transfer <usci_a0>: when UCA0RXIFG = 1 (UCA0RXIFG = 0 automatically when the transfer starts) If UCA0RXIE = 1, UCA0RXIFG flag won't trigger a transfer</usci_a0></usart0>	
0100	<pre><usart0>: when UTXIFG0 =1 (UTXIFG0 = 0 automatically when the transfer starts) If UTXIE0 = 1, UTXIFG0 flag won't trigger a transfer <usci_a0>: when UCA0TXIFG = 1 (UCA0TXIFG = 0 automatically when the transfer starts) UCA0TXIE = 1, UCA0TXIFG flag won't trigger a transfer</usci_a0></usart0></pre>	
0101	<dac12> when DAC12_0CTL DAC12IFG = 1 (DAC12IFG = 0 automatically when the transfer starts) If DAC12IE = 1, DAC12IFG won't trigger a transfer</dac12>	
>> Contents	Copyright 2009 Texas Instruments All Rights Reserved	33





DMACTL0, DMA Control Register 0 (FG4618) (continued)

DMAxTSELx	Transfer triggered
0110	<pre><adc12> when ADC12IFGx = 1 (corresponding ADC12IFGx flag for single-channel conversions, and the ADC12IFGx for the last conversion for sequence conversions) (All ADC12IFGx = 0 automatically when the associated ADC12MEMx register is accessed by the DMA controller)</adc12></pre>
0111	<timer_a> when TACCR0 CCIFG = 1: CCIFG = 0 automatically when the transfer starts If CCIE = 1, CCIFG flag won't trigger a transfer</timer_a>
1000	<timer_b> when TBCCR0 CCIFG = 1 (CCIFG = 0 automatically when the transfer starts) If CCIE = 1, CCIFG won't trigger a transfer</timer_b>
1001	<pre><usart1>: when URXIFG1 = 1 (URXIFG1 = 0 automatically when the transfer starts) If URXIE1 = 1, URXIFG0 flag won't trigger a transfer</usart1></pre>





DMA Registers (4/11)



DMACTLO, DMA Control Register 0 (FG4618) (continued)

DMAxTSELx	Transfer triggered
1010	<pre><usart1>: when UTXIFG1 =1 (UTXIFG1 = 0 automatically when the transfer starts) If UTXIE1 = 1, UTXIFG0 flag won't trigger a transfer</usart1></pre>
1011	<hardware multiplier=""> when the hardware multiplier is ready for a new operand</hardware>
1100	<pre><usci_b0>: when UCB0RXIFG = 1 (UCB0RXIFG = 0 automatically when the transfer starts) If UCB0RXIE = 1, UCB0RXIFG flag won't trigger a transfer</usci_b0></pre>
1101	<usci_b0>: when UCB0TXIFG = 1 (UCB0TXIFG = 0 automatically when the transfer starts) UCB0TXIE = 1, UCB0TXIFG flag won't trigger a transfer</usci_b0>
1110	when the DMAxIFG = 1: DMA0IFG triggers channel 1 DMA1IFG triggers channel 2 DMA2IFG triggers channel 0 (None of the DMAxIFG = 0 automatically when the transfer starts)
1111	When an external trigger DMAE0 = 1



Copyright 2009 Texas Instruments All Rights Reserved





DMACTL1, DMA Control Register 1 (FG4618)

15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
0	0	0	0	0	DMAONFETCH	ROUNDROBIN	ENNMI

Bit		Description
2	DMAONFETCH	DMA on fetch:
		DMAONFETCH = $0 \Rightarrow$ DMA transfer occurs immediately
		DMAONFETCH = 1 \Rightarrow DMA transfer occurs on next instruction fetch after the trigger
1	ROUNDROBIN	Round robin:
		ROUNDROBIN = 0 \Rightarrow DMA channel priority is DMA0 – DMA1 – DMA2
		ROUNDROBIN = 1 \Rightarrow DMA channel priority changes with each transfer
0	ENNMI	Enable NMI when ENNMI = 1, allowing NMI interrupt to interrupt a DMA transfer





DMA Registers (6/11)



□ DMAxCTL, DMA Channel x Control Register (FG4618)

15	14	13	12	11	10	9	8	
Reserved	DMADTx			DMADSTI	NCRx	DMASRCINCRx		
7	6	5	4	3	2	1	0	
DMADSTBYTE	DMASRCBYTE	DMALEVEL	DMAEN	DMAIFG	DMAIE	DMAABORT	DMAREQ	

Bit		Description
14-12	DMADTx	DMA transfer mode:
		DMADT2 DMADT1 DMADT0 = 000 \Rightarrow Single transfer
		DMADT2 DMADT1 DMADT0 = 001 \Rightarrow Block transfer
		DMADT2 DMADT1 DMADT0 = 010 \Rightarrow Burst-block transfer
		DMADT2 DMADT1 DMADT0 = 011 \Rightarrow Burst-block transfer
		DMADT2 DMADT1 DMADT0 = $100 \Rightarrow$ Repeated single transfer
		DMADT2 DMADT1 DMADT0 = $101 \Rightarrow$ Repeated block transfer
		DMADT2 DMADT1 DMADT0 = 110 \Rightarrow Repeated burst-block transfer
		DMADT2 DMADT1 DMADT0 = 111 \Rightarrow Repeated burst-block transfer






DMA Registers (7/11)



DMAxCTL, DMA Channel x Control Register (FG4618) (continued)

15	14	13	12	11	10	9	8
Reserved	DMADTx			DMADSTINCRx		DMASRCINCRx	
7	6	5	4	3	2	1	0
DMADSTBYTE	DMASRCBYTE	DMALEVEL	DMAEN	DMAIFG	DMAIE	DMAABORT	DMAREQ

Bit		Description
11-10	DMADSTINCRx	DMA destination address increment/decrement after each byte
		or word transfer:
		When DMADSTBYTE = 1, the destination address increments /
		decrements by one
		When DMADSTBYTE = 0, the destination address increments/
		decrements by two.
		DMADSTINCR1 DMADSTINCR0 = $00 \Rightarrow$ Address unchanged
		DMADSTINCR1 DMADSTINCR0 = $01 \Rightarrow$ Address unchanged
		DMADSTINCR1 DMADSTINCR0 = $10 \Rightarrow$ Address decremented
		DMADSTINCR1 DMADSTINCR0 = $11 \Rightarrow$ Address increment





DMA Registers (8/11)



DMAxCTL, DMA Channel x Control Register (FG4618) (continued)

15	14	13	12	11	10	9	8
Reserved	DMADTx			DMADSTINCRx		DMASRCINCRx	
7	6	5	4	3	2	1	0
DMADSTBYTE	DMASRCBYTE	DMALEVEL	DMAEN	DMAIFG	DMAIE	DMAABORT	DMAREQ

Bit		Description
9-8	DMASRCINCRx	DMA source address increment/decrement after each byte or word transfer: When DMASRCBYTE = 1, the source address increments/decrements by one When DMASRCBYTE = 0, the source address increments/decrements by two. DMASRCINCR1 DMASRCINCR0 = 00 ⇒ Address unchanged DMASRCINCR1 DMASRCINCR0 = 01 ⇒ Address unchanged DMASRCINCR1 DMASRCINCR0 = 10 ⇒ Address decremented DMASRCINCR1 DMASRCINCR0 = 11 ⇒ Address increment



Copyright 2009 Texas Instruments All Rights Reserved



>> Contents

DMA Registers (9/11)



DMAxCTL, DMA Channel x Control Register (FG4618) (continued)

15	14	13	12	11	10	9	8
Reserved	DMADTx			DMADSTI	NCRx	DMASRCINCRx	
7	7 6		4	3	2	1	0
DMADSTBYT	E DMASRCBYTE	E DMALEVEL	DMAEN	DMAIFG	DMAIE	DMAABORT	DMAREQ
Bit		Descript	ion				
7	DMADSTBYTE		tination leng BYTE = 0 BYTE = 1	$f(byte or) \Rightarrow Wor \Rightarrow Byte$	ď		
6	DMASRCBYTE	E DMA sour DMASRCE DMASRCE		byte or wor \Rightarrow Wor \Rightarrow Byte	ď		
5	DMALEVEL	DMA leve DMALEVE	EL = 0	5		e trigger (risir	0 0 /

- DMALEVEL = 1 \Rightarrow Level sensitive trigger (high level)
- DMAEN DMA enable when DMAEN = 14 3 DMA interrupt flag DMAIFG = 1 when interrupt pending DMAIFG 2
 - DMA interrupt enable when DMAIE = 1DMAIE
- 1 DMAABORT DMA Abort DMAABORT = 1 when a DMA transfer is interrupted by NMI
 - **DMAREQ** DMA request DMAREQ = 1 starts DMA





DMAxSA, DMA Source Address Register (FG4618)

 32-bit register points to the DMA source address for single transfers or the first source address for block transfers.

DMAxDA, DMA Destination Address Register (FG4618)

- 32-bit register points to the DMA destination address for single transfers or the first source address for block transfers.
- For both registers (DMAxSA and DMAxDA):
 - Bits 31–20 are reserved and always read as zero;
 - Reading or writing to bits 19-16 requires the use of extended instructions;
 - When writing to DMAxSA or DMAxDA with word instructions, bits 19-16 are cleared.







DMAxSZ, DMA Size Address Register (FG4618)

- The 16-bit DMA size address register defines the number of bytes/words of data per block transfer:
 - DMAxSZ decrements with each word or byte transfer;
 - When DMAxSZ = 0, it is immediately and automatically reloaded with its previously initialized value.

DMAIV, DMA Interrupt Vector Register (FG4618)

- 16 bit DMAIV value only uses bits 3 to 1 (other bits = 0);
- DMAIV content provides the interrupt source priority: DMAIV = 02h: DMA channel 0 (highest priority); DMAIV = 04h: DMA channel 1; DMAIV = 06h: DMA channel 2;

DMAIV = 0Eh: Reserved (lowest priority).

