

# SCAN921821 Dual 18-Bit Serializer with Pre-emphasis, IEEE 1149.1 (JTAG), and At-Speed BIST

Check for Samples: SCAN921821

## **FEATURES**

- 15-66 MHz Dual 18:1 Serializer with 2.376 Gbps total throughput
- 8-level selectable pre-emphasis on each channel drives lossy cables and backplanes
- >15kV HBM ESD protection on Bus LVDS I/O pins
- Robust BLVDS serial data transmission with embedded clock for exceptional noise immunity and low EMI
- Power saving control pin for each channel •
- IEEE 1149.1 "JTAG" Compliant

- At-Speed BIST - PRBS generation
- No external coding required
- Internal PLL, no external PLL components • required
- Single +3.3V power supply
- Low power: 260 mW (typ) per channel at 66 • MHz with PRBS-15 pattern
- Single 3.3 V supply
- Fabricated with advanced CMOS process • technology
- Industrial -40 to +85°C temperature range
- Compact 100-ball FBGA package

## DESCRIPTION

The SCAN921821 is a dual channel 18-bit serializer featuring signal conditioning, boundary SCAN, and at-speed BIST. Each serializer block transforms an 18-bit parallel LVCMOS/LVTTL data bus into a single Bus LVDS data stream with embedded clock. This single serial data stream with embedded clock simplifies PCB design and reduces PCB cost by narrowing data paths that in turn reduce PCB size and layers. The single serial data stream also reduces cable size, the number of connectors, and eliminates clock-to-data and data-to-data skew.

Each channel also has an 8-level selectable pre-emphasis feature that significantly extends performance over lossy interconnect. Each channel also has its own powerdown pin that saves power by reducing supply current when the channel is not being used.

The SCAN921821 also incorporates advanced testability features including IEEE 1149.1 and at-speed BIST PRBS pattern generation to facilitate verification of board and link integrity




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



www.ti.com

#### **Block Diagram**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### Absolute Maximum Ratings <sup>(1)</sup>

Absolute maximum ratings	
Supply Voltage (V <sub>DD</sub> )	-0.3V to +4V
Supply Voltage (V <sub>DD</sub> ) Ramp Rate	< 30 V/ms
LVCMOS/LVTTL Input Voltage	-0.3V to (V <sub>DD</sub> +0.3V)
LVCMOS/LVTTL Output Voltage	-0.3V to (V <sub>DD</sub> +0.3V)
Bus LVDS Driver Output Voltage	-0.3V to +3.9V
Bus LVDS Output Short Circuit Duration	10ms
Junction Temperature	+150°C
Storage Temperature	−65°C to +150°C
Lead Temperature	
(Soldering, 4 seconds)	+220°C
Maximum Package Power Dissipation at 25°C	
FBGA-100	3.57 W
Derating Above 25°C	28.57 mW/°C
Thermal resistance $\theta_{JA}$	35°C/W
θ <sub>JC</sub>	11.1°C/W
ESD Rating	
ΗΒΜ, 1.5 ΚΩ, 100 pF	
All pins	>8 kV
Bus LVDS pins	>15 kV
MM, 0Ω, 200 pF	>1200 V
CDM	>2 kV

(1) "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.



# SCAN921821

#### SNLS173B-SEPTEMBER 2004-REVISED NOVEMBER 2004

#### www.ti.com

Recommended Operating Conditions									
	Min	Nom	Max	Units					
Supply Voltage (V <sub>DD</sub> )	3.15	3.3	3.45	V					
Operating Free Air Temperature (T <sub>A</sub> )	-40	+25	+85	°C					
Clock Rate	15		66	MHz					
Supply Noise			100	mV p-p					

## www.ti.com

STRUMENTS

Texas

#### **DC Electrical Characteristics**

Over recommended operating supp	alv and temperature renges	upless otherwise specified
	DIV AND LEINDERALURE TAILOES	

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
VCMOS/L	VTTL Input DC Specificati	ions					
V <sub>IH</sub>	High Level Input Voltage		2.0		V <sub>DD</sub>	V	
VIL	Low Level Input Voltage		GND		0.8	V	
V <sub>CL</sub>	Input Clamp Voltage	I <sub>CL</sub> = −18 mA	-1.5	-0.7		V	
I <sub>INH</sub>	High Level Input Current	$V_{IN} = V_{DD} = V_{DDMAX}$	-20	±2	+20	μA	
I <sub>INL</sub>	Low Level Output Current	$V_{IN} = V_{SS}, V_{DD} = V_{DDMAX}$	-10	±2	+10	μA	
149.1 (JT/	AG) DC Specifications						
V <sub>IH</sub>	High Level Input Voltage		2.0		V <sub>DD</sub>	V	
V <sub>IL</sub>	Low Level Input Voltage		GND		0.8	V	
$V_{CL}$	Input Clamp Voltage	I <sub>CL</sub> = −18 mA	-1.5	-0.7		V	
I <sub>INH</sub>	High Level Input Current	$V_{IN} = V_{DD} = V_{DDMAX}$	-20		+20	μA	
I <sub>INL</sub>	Low Level Output Current	$V_{IN} = V_{SS}, V_{DD} = V_{DDMAX}$	-200		+200	μA	
V <sub>OH</sub>	High Level Output Voltage	I <sub>OH</sub> = −9 mA	2.3		V <sub>DD</sub>	mV	
V <sub>OL</sub>	Low Level Output Voltage	I <sub>OL</sub> = 9 mA	GND		0.5	mV	
I <sub>OS</sub>	Output Short Circuit Current	V <sub>OUT</sub> = 0 V	-100	-80	-50	mA	
	Output Tri-state	$\overline{\text{PWDN}}$ or EN = 0.8V, V <sub>OUT</sub> = 0 V	-10		+10	μA	
I <sub>OZ</sub>	Current	$\overline{PWDN}$ or EN = 0.8V, V <sub>OUT</sub> = VDD	-30		+30	μA	
us LVDS	Output DC Specifications						
V <sub>OD</sub>	Output Differential Voltage (DO+) - (DO-)	Figure 10, $R_L = 100\Omega$	450	500	550	mV	
$\Delta V_{OD}$	Output Differential Voltage Unbalance			2	15	mV	
V <sub>OS</sub>	Offset Voltage		1.05	1.2	1.25	V	
$\Delta V_{OS}$	Offset Voltage Unbalance			2.7	15	mV	
		Pre-Emphasis Level = 1	1.10	1.24	1.35		
		Pre-Emphasis Level = 2	1.35	1.47	1.55		
	Pre-Emphasis Output	Pre-Emphasis Level = 3	1.55	1.70	1.80	1	
Q <sub>POV</sub>	Voltage Ratio	Pre-Emphasis Level = 4	1.80	1.91	1.95		
	V <sub>ODPRE</sub> / V <sub>OD</sub>	Pre-Emphasis Level = 5	1.95	2.08	2.20	1	
		Pre-Emphasis Level = 6	2.10	2.21	2.35	1	
		Pre-Emphasis Level = 7	2.15	2.30	2.50		
I <sub>OS</sub>	Output Short Circuit Current	DO = 0V, Din = H, $\overline{PWDN}$ and EN = 2.4V	-10	-25	-75	mA	
	TRI-STATE Output	$\overline{\text{PWDN}}$ or EN = 0.8V, DO = 0V <sup>(1)</sup>	-10	± 1	+10	μA	
I <sub>OZ</sub>	Current	$\overline{PWDN}$ or EN = 0.8V, DO = VDD <sup>(1)</sup>	-55	± 6	+55	μA	

(1) I<sub>OZ</sub> is measured at each pin. The DOUT pin not under test is floated to isolate the TRI-STATE current flow.



#### SNLS173B-SEPTEMBER 2004-REVISED NOVEMBER 2004

## **DC Electrical Characteristics (continued)**

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Co	nditions	Min	Тур	Max	Units
	Total Supply Current	0 15-5	f = 66 MHz, PRBS-15 Pattern		160	225	mA
I <sub>DD</sub>	Total Supply Current (includes load current)	C <sub>L</sub> = 15pF, R <sub>L</sub> = 100 Ω	f = 66 MHz, Worst Case Pattern (Checker-Board Pattern)		180		mA
Total Supply Current I <sub>DDP</sub> with Pre-Emphasis (includes load current)	ly Current	f = 66 MHz, PRBS-15 Pattern		240		mA	
	C <sub>L</sub> = 15pF, R <sub>L</sub> = 100 Ω	f = 66 MHz, Worst Case Pattern (Checker-Board Pattern)		280	325	mA	
I <sub>DDX</sub>	Supply Current Powerdown	PWDN = 0		1.0	3.0	mA	

www.ti.com

## **Timing Requirements for TCLK**

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>TCP</sub>	Transmit Clock Period		15.2	Т	66.7	ns
t <sub>TCIH</sub>	Transmit Clock High Time		0.4T	0.5T	0.6T	ns
t <sub>TCIL</sub>	Transmit Clock Low Time		0.4T	0.5T	0.6T	ns
t <sub>CLKT</sub>	TCLK Input Transition Time			3	6	ns
t <sub>JIT</sub>	TCLK Input Jitter	(1)			80	ps (RMS)

(1) Guaranteed by Design (GBD) using statistical analysis.

6 Submit Documentation Feedback



#### www.ti.com

#### **AC Electrical Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Serializer	AC Specifications		·			
t <sub>LLHT</sub>	Bus LVDS Low-to-High Transition Time	Figure 2, <sup>(1)</sup> $R_{L} = 100\Omega$ ,		0.3	0.4	ns
t <sub>LHLT</sub>	Bus LVDS High-to-Low Transition Time	$C_L = 100\Omega$ , $C_L = 10PF$ to GND		0.3	0.4	ns
t <sub>DIS</sub>	DIN (0-17) Setup to TCLK	Figure 4, $^{(1)}$ R <sub>L</sub> = 100Ω,	1.9			ns
t <sub>DIH</sub>	DIN (0-17) Hold from TCLK	$R_L = 100\Omega$ , $C_L=10$ pF to GND	0.6			ns
t <sub>HZD</sub>	DO ± HIGH to TRI-STATE Delay			3.9	10	ns
t <sub>LZD</sub>	DO ± LOW to TRI- STATE Delay	Figure 5		3.5	10	ns
t <sub>ZHD</sub>	DO ± TRI-STATE to HIGH Delay	$R_L = 100\Omega$ , $C_L=10pF$ to GND		3.2	10	ns
t <sub>ZLD</sub>	DO ± TRI-STATE to LOW Delay			2.4	10	ns
t <sub>SPW</sub>	SYNC Pulse Width	Figure 7, $R_L = 100\Omega$	5*t <sub>TCP</sub>		6*t <sub>TCP</sub>	ns
t <sub>PLD</sub>	Serializer PLL Lock Time	Figure 6, $R_L = 100\Omega$	510*t <sub>TCP</sub>		1024*t <sub>TCP</sub>	ns
t <sub>SD</sub>	Serializer Delay	Figure 8 , $R_L = 100\Omega$	t <sub>TCP</sub> + 2.5	t <sub>TCP</sub> + 4.5	t <sub>TCP</sub> + 6.5	ns
t <sub>SKCC</sub>	Channel to Channel Skew			70		ps
t <sub>RJIT</sub>	Random Jitter	Room Temperature, V <sub>DD</sub> = 3.3V, 66 MHz		6.1		ps (RMS)
+	Deterministic Jitter	15 MHz	-390		320	ps
t <sub>DJIT</sub>	Figure 9, <sup>(1)</sup>	66 MHz	-60		30	ps
1149.1 (JT	AG) AC Specifications					
f <sub>MAX</sub>	Maximum TCK Clock Frequency		25			MHz
t <sub>S</sub>	TDI or TMS Setup to TCK, H or L		2.4			ns
t <sub>H</sub>	TDI or TMS Hold from TCK, H or L	C <sub>L</sub> = 15pF,	2.8			ns
t <sub>W1</sub>	TCK Pulse Width, H or L	$R_L = 500 \ \Omega$	10			ns
t <sub>W2</sub>	TRST Pulse Width, L		10			ns
t <sub>REC</sub>	Recovery Time, TRST to TCK		2			ns

(1) Guaranteed by Design (GBD) using statistical analysis.

TEXAS INSTRUMENTS

SNLS173B-SEPTEMBER 2004-REVISED NOVEMBER 2004

www.ti.com

## **AC Timing Diagrams and Test Circuits**




Figure 1. "Worst Case" Serializer IDD Test Pattern




Figure 2. Serializer Bus LVDS Distributed Output Load and Transition Times




Figure 3. Serializer Input Clock Transition Time




Figure 4. Serializer Setup/Hold Times



SNLS173B-SEPTEMBER 2004-REVISED NOVEMBER 2004




Figure 5. Serializer TRI-STATE Test Circuit and Timing






Figure 6. Serializer PLL Lock Time, and PWRDN TRI-STATE Delays



Copyright © 2004, Texas Instruments Incorporated







Figure 9. Deterministic Jitter and Ideal Bit Position



 $V_{OD} = (DO^+)-(DO^-)$ . Differential output signal is shown as (DO+)-(DO-), device in Data Transfer mode.

Figure 10. V<sub>OD</sub> Diagram

## **Pre-emphasis Truth Table**

Submit Documentation Feedback

10


PEM LEVEL	PEM2	PEM1	PEM0
0	L	L	L
1	L	L	н
2	L	Н	L
3	L	Н	н
4	Н	L	L
5	Н	L	н
6	Н	Н	L
7	Н	Н	Н

**NSTRUMENTS** 

**Texas** 



### **Pin Diagram**



#### **Pin Functions**

#### **Pin Descriptions**

Pin Name	Pin Count	I/O, Type	Description	
DATA PINS				
DINA0-17	18		Transmitter inputs. There is a pull-down circuitry on each of these pins which are active	
DINB0-17	18	I, LVCMOS	if respective PWDNA or PWDNB pin is pulled high.	
DOUTAP	1			
DOUTAN	1			
DOUTBP	1	O,BLVDS	Inverting and non-inverting differential transmitter outputs.	
DOUTAN	1			
TIMING AND C	ONTROL PINS			
TxCLK	1	I, LVCMOS	Transmitter reference clock. Used to strobe data at the inputs and to drive the transmitter PLL. There is a pull-up circuitry on this pin which is always active.	
ENA	1		Transmitter outputs enable pins. There is a pull-down circuitry on each of these pins that	
ENB	1	I, LVCMOS	are active if corresponding PWDNA or PWDNB pin is pulled high. When these pins are set to LOW, the transmitter outputs will be disabled. The PLL will remain locked.	
PWDNA	1		Stand-by mode pins. There is a pull-down circuitry on each of these pins that are always	
PWDNB 1		I, LVCMOS	active. When these pins are set to LOW, the transmitter will be put in low power mod and the PLL will lose lock.	

Copyright © 2004, Texas Instruments Incorporated

SNLS173B-SEPTEMBER 2004-REVISED NOVEMBER 2004

www.ti.com

NSTRUMENTS

**EXAS** 

## Pin Descriptions (continued)

Pin Name	Pin Count	I/O, Type	Description
SYNCA	1	I, LVCMOS	Transmitter synchronization pins. There is a pull-down circuitry on each of these pins that are active if corresponding PWDNA or PWDNB pin is pulled high. When these pins
SYNCB 1		I, LVCIVIOS	are set to HIGH, the transmitter will ignore incoming data and send SYNC patterns to provide a locking reference to receiver(s).
PRE-EMPHAS	SIS PINS		
PEMA0-2			8-level pre-emphasis selection pins. There is a pull-down circuitry on each of these pins
PEMB0-2	3	1, 2001000	which are active if corresponding PWDNA or PWDNB pin is pulled high.
JTAG PINS			
TDI	1	I, LVCMOS	Test Data Input to support IEEE 1149.1. There is a pull-up circuitry on this pin which is always active.
TDO	1	O, LVCMOS	Test Data Output to support IEEE 1149.1.
TMS	1	I, LVCMOS	Test Mode Select Input to support IEEE 1149.1. There is a pull-up circuitry on this pin which is always active.
тск	1	I, LVCMOS	Test Clock Input to support IEEE 1149.1. There is no failsafe circuitry on this pin.
TRST	1	I, LVCMOS	Test Reset Input to support IEEE 1149.1. There is a pull-up circuitry on this pin which is always active.
BIST PINS			
BISTA	1		BIST selection pins. These pins select which transmitter will generate a PRBS like data.
BISTB	1	I, LVCMOS	There is a pull-down circuitry on these pins which are active if corresponding PWDNA or PWDNB pin is pulled high.
POWER PINS			
AVDD	6	I, POWER	Power Supply for the LVDS circuitry.
DVDD	8	I, POWER	Power Supply for the digital circuitry.
PVDD	5	I, POWER	Power Supply for the PLL and BG circuitry.
AVSS	5	I, POWER	Ground reference for the LVDS circuitry.
DVSS	10	I, POWER	Ground reference for the digital circuitry.
PVSS	5	I, POWER	Ground reference for the PLL and BG circuitry.
OTHER PINS			
NC	1	N/A	Not connected.



9-Feb-2013

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing			(2)		(3)		(4)	
SCAN921821TSM	ACTIVE	NFBGA	NZD	100	240	TBD	SNPB	Level-3-235C-168 HR	-40 to 85	SCAN921821 TSM	Samples
SCAN921821TSM/NOPB	ACTIVE	NFBGA	NZD	100	240	Green (RoHS & no Sb/Br)	SNAGCU	Level-4-260C-72 HR	-40 to 85	SCAN921821 TSM	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


<sup>(4)</sup> Only one of markings shown within the brackets will appear on the physical device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **MECHANICAL DATA**

# NZD0100A





#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated