SLAS269B - MAY 2000 - REVISED SEPTEMBER 2000


features

- Eight Voltage Output DACs in One Package
 - TLV5630 ...12-Bit
 - TLV5631 ... 10-Bit
 - TLV5632 . . . 8-Bit
- Programmable Settling Time vs Power Consumption
 - 1 μs in Fast Mode
 - 3 μs in Slow Mode
- Compatible With TMS320 and SPI Serial Ports
- Monotonic Over Temperature
- Low Power Consumption:
 - 18 mW in Slow Mode at 3 V
 - 48 mW in Fast Mode at 3 V
- Power Down Mode
- Internal Reference
- Data Output for Daisy Chaining

applications

- Digital Servo Control Loops
- Digital Offset and Gain Adjustment
- Industrial Process Control
- Machine and Motion Control Devices
- Mass Storage Devices

DW OR PW PACKAGE (TOP VIEW)



description

The TLV5630, TLV5631, and TLV5632 are pin compatible eight channel 12-/10-/8-bit voltage output DACs each with a flexible serial interface. The serial interface allows glueless interface to TMS320 and SPI, QSPI, and Microwire serial ports. It is programmed with a 16-bit serial string containing 4 control and 12 data bits.

Additional features are a power down mode, an $\overline{\text{LDAC}}$ input for simultaneous update of all eight DAC outputs, and a data output which can be used to cascade multiple devices and an internal programmable band-gap reference.

The resistor string output voltage is buffered by a rail-to-rail output amplifier with a programmable settling time to allow the designer to optimize speed vs power dissipation. The buffered, high-impedance reference input can be connected to the supply voltage.

Implemented with a CMOS process, the DACs are designed for single supply operation from 2.7 V to 5.5 V. The devices are available in 20 pin SOIC and TSSOP packages.

AVAILABLE OPTIONS


		PACKAGE	
T _A	SOIC (DW)	TSSOP (PW)	RESOLUTION
	TLV5630IDW	TLV5630IPW	12
-40°C to 85°C	TLV5631IDW	TLV5631IPW	10
	TLV5632IDW	TLV5632IPW	8



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



functional block diagram



Terminal Functions

TERMINA	AL	1/0	DESCRIPTION
NAME	NO.	10	DESCRIPTION
AGND	10	Р	Analog ground
AV_{DD}	11	Р	Analog power supply
DGND	1	Р	Digital ground
DIN	2	I	Digital serial data input
DOUT	19	0	Digital serial data output
DV_{DD}	20	Р	Digital power supply
FS	4	I	Frame sync input
LDAC	18	I	Load DAC. The DAC outputs are only updated, if this signal is low. It is an asynchronous input.
MODE	17	I	DSP/ μ C mode pin. High = μ C mode, NC = DSP mode.
PRE	5	I	Preset input
REF	16	I/O	Voltage reference input/output
SCLK	3	I	Serial clock input
OUTA-OUTH	12–15, 6–9	0	DAC outputs A, B, C, D, E, F, G and H

SLAS269B - MAY 2000 - REVISED SEPTEMBER 2000

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, (AV _{DD} , DV _{DD} to GND)	7 V
Reference input voltage range	$ 0.3 \text{ V to AV}_{DD} + 0.3$
Digital input voltage range	$-0.3 \text{ V to DV}_{DD} + 0.3$
Operating free-air temperature range, T _A	40°C to 85°C
Storage temperature range, T _{Stq}	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		MIN	TYP	MAX	UNIT
Supply voltage AV AV	5-V operation	4.5	5	5.5	V
Supply voltage, AV _{DD} , AV _{DD}	3-V operation	2.7	3	3.3	V
High level digital input, V _{IH}	DV _{DD} = 2.7 V to 5.5 V	2			V
Low level digital input, V _{IL}	DV _{DD} = 2.7 V to 5.5 V			0.8	V
Poforonos voltago V	$AV_{DD} = 5 V$	GND	2.048	5.5 3.3 0.8	V
Reference voltage, V _{ref}	$AV_{DD} = 3 V$	4.5 5 5.5 2.7 3 3.3 2 0.8 GND 2.048 AV _{DD} GND 1.024 AV _{DD} 2 100 30 I	V		
Analog output load resistance, RL		2			kΩ
Analog output load capacitance, CL				100	pF
Clock frequency, f _{CLK}				30	MHz
Operating free-air temperature, TA		-40		85	°C

electrical characteristics over recommended operating conditions (unless otherwise noted)

power supply

	F F 7							
PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
I _{DD} Po	Dower cumply current	No load,	V _{ref} = 2.048 V,	Fast		16	21	mΛ
	Power supply current	All inputs = DV_{DD} or GND		Slow		6	8	mA
	Power-down supply current					0.1		μΑ
POR	Power on threshold					2		V
PSRR	Power supply rejection ratio	Full scale, See Note 1	2			-50		dB

NOTES: 1. Power supply rejection ratio at full scale is measured by varying AV_{DD} and is given by: $PSRR = 20 log [(E_G(AV_{DD}max) - E_G(AV_{DD}min))/V_{DD}max]$



SLAS269B - MAY 2000 - REVISED SEPTEMBER 2000

electrical characteristics over recommended operating conditions (unless otherwise noted) (continued)

static DAC specifications

	PARAMETER		TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
		TLV5630				12		Bits
	Resolution	TLV5631				10		Bits
		TLV5632				8		Bits
INL	Integral nonlinearity	TLV5630	V _{ref} = 1 V, 2 V	Code 40 to 4095		±2	±6	LSB
		TLV5631		Code 20 to 1023		±0.5	±2	LSB
		TLV5632		Code 6 to 255		±0.3	±1	LSB
	Differential nonlinearity	TLV5630	V _{ref} = 1 V, 2 V	Code 40 to 4095		±0.5	±1	LSB
DNL		TLV5631		Code 20 to 1023		±0.1	±1	LSB
		TLV5632		Code 6 to 255		±0.1	±1	LSB
E _{ZS}	Zero scale error (offset error at zero scale)						±30	mV
E _{ZS} TC	Zero scale error temperature coefficient					30		μV/°C
EG	Gain error						±0.6	%Full Scale V
EGTC	Gain error temperature coefficient					10		ppm/°C

output specifications

	PARAMETER	TEST CONDITIONS	MIN	TYP MA	XΙ	UNIT
VO	Voltage output range	R _L = 10 kΩ	0	AV _{DD} -0	.4	V
	Output load regulation accuracy	$R_L = 2 \text{ k}\Omega \text{ vs } 10 \text{ k}\Omega$		±(1 'X _ '	%Full Scale V

reference output

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VREFOUTL	Low reference voltage		1.010	1.024	1.040	V
^V REFOUTH	High reference voltage	V _{DD} > 4.75 V	2.020	2.048	2.096	V
I _{ref} (Source)	Output source current				1	mA
I _{ref} (Sink)	Output sink current		-1			mA
	Load capacitance	See Note 2	1	10		μF
PSRR	Power supply rejection ratio			60		dB

NOTE 2: In parallel with a 100 nF capacitor

reference input

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
VI	Input voltage range			0		AV_{DD}	V
R _I	Input resistance				50		kΩ
Ci	Input capacitance				10		pF
	Reference input bandwidth	$V_{ref} = 0.4 V_{pp} + 2.048 Vdc,$	Fast		2.2		MHz
	Reference input bandwidth	$V_{ref} = 0.4 V_{pp} + 2.048 Vdc,$ Input code = 0x800	Slow		1.9		MHz
	Reference feedthrough	V _{ref} = 2 V _{pp} at 1 kHz + 2.048 Vdc (see	Note 3)		-84		dB

NOTE 3: Reference feedthrough is measured at the DAC output with an input code = 0x000.



SLAS269B - MAY 2000 - REVISED SEPTEMBER 2000

electrical characteristics over recommended operating conditions (unless otherwise noted) (continued)

digital inputs

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
lн	High-level digital input current	$V_I = DV_{DD}$			1	μΑ
I _{IL}	Low-level digital input current	V _I = 0 V	-1			μΑ
Cı	Input capacitance			8		pF

digital output

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VOH	High-level digital output voltage	$R_L = 10 \text{ k}\Omega$	2.6			V
VOL	Low-level digital output voltage	$R_L = 10 \text{ k}\Omega$			0.4	V
	Output voltage rise time	R_L = 10 kΩ, C_L = 20 pF, Includes propagation delay		5	10	ns

analog output dynamic performance


	PARAMETER		TEST CONDITIONS			TYP	MAX	UNIT
	Output potition time full cools	D. 40 kg	C: 100 pF Coo Note 4	Fast		1	3	
ts(FS)	Output settling time, full scale	$R_L = 10 \text{ k}\Omega$,	C _L = 100 pF, See Note 4	Slow		3	7	μs
t _{s(CC)}	Output settling time, code to code	$R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}$, See Note 5	Cr = 100 pF See Note F	Fast		0.5	1	
			Slow		1	2	μs	
SR	Class rata	D. 10 kg	C. 100 pF Con Note 6	Fast	4	10		1////
SK	Slew rate	RL = 10 KS2,	$R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}$, See Note 6	Slow	1	3		V/μs
	Glitch energy	See Note 7	See Note 7			4		nV-s
	Channel crosstalk	10 kHz sine, 4	V _{PP}			-90		dB


- NOTES: 4. Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of 0x080 to 0xFFF and 0xFFF to 0x080 respectively. Assured by design; not tested.
 - 5. Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of one count. The max time applies to code changes near zero scale or full scale. Assured by design; not tested.
 - 6. Slew rate determines the time it takes for a change of the DAC output from 10% to 90% full scale voltage.
 - 7. Code transition: TLV5630 0x7FF to 0x800, TLV5631 0x7FCto 0x800, TLV5632 0x7F0 to 0x800.


digital input timing requirements

	PARAMETER	MIN	TYP	MAX	UNIT
t _{su} (FS-CK)	Setup time, FS low before first negative SCLK edge	8			ns
tsu(C16-FS)	Setup time, 16 th negative edge after FS low on which bit D0 is sampled before rising edge of FS. μC mode only	10			ns
twL(LDAC)	LDAC duration low	10			ns
t _{wH}	SCLK pulse duration high	16			ns
t _{wL}	SCLK pulse duration low	16			
t _{su(D)}	Setup time, data ready before SCLK falling edge	8			ns
t _{h(D)}	Hold time, data held valid after SCLK falling edge	5			ns
twH(FS)	FS duration high	10			ns
t _{wL(FS)}	FS duration low	10			ns
t _S	Settling time	See AC specs			

TYPICAL CHARACTERISTICS










Figure 3

Figure 4

TYPICAL CHARACTERISTICS

TLV5630 INTEGRAL NONLINEARITY ٧S




Figure 5

TLV5630 DIFFERENTIAL NONLINEARITY

vs CODE




Figure 6

TYPICAL CHARACTERISTICS

TLV5631 INTEGRAL NONLINEARITY vs




Figure 7

TLV5631 DIFFERENTIAL NONLINEARITY

vs CODE




Figure 8

TYPICAL CHARACTERISTICS

TLV5632 INTEGRAL NONLINEARITY

٧S CODE 0.5 INL - Integral Nonlinearity - LSB 0.4 0.3 0.2 0.1 -0.1 -0.2 -0.3 -0.450 100 150 200 250 0 Code


Figure 9

TLV5632 **DIFFERENTIAL NONLINEARITY**

vs CODE DNL - Differential Nonlinearity - LSB 0.5 0.4 0.3 0.2 0.1 -0.1 -0.2 -0.3 -0.4 -0.5 0 50 100 150 200 250 Code

Figure 10

PARAMETER MEASUREMENT INFORMATION



†Previous Input Data

Figure 11. Serial Interface Timing




Figure 12. Output Timing

APPLICATION INFORMATION

general function

The TLV5630/31/32 are 8-channel, single supply DACs, based on a resistor string architecture. They consist of a serial interface, a speed and power-down control logic, an internal reference, a resistor string, and a rail-to-rail output buffer.

The output voltage (full scale determined by reference) for each channel is given by:

$$2REF \frac{CODE}{0x1000}[V]$$


where REF is the reference voltage and CODE is the digital input value. The input range is 0x000 to 0xFFF for the TLV5630, 0x000 to 0xFFC for the TLV5631, and 0x000 to 0xFF0 for the TLV5632. A power on reset initially puts the internal latches to a defined state (all bits zero).

serial interface

A falling edge of FS starts shifting the data on DIN starting with the MSB to the internal register on the falling edges of SCLK. After 16 bits have been transferred, the content of the shift register is moved to one of the DAC holding registers depending on the address bits within the data word. A logic 0 on the $\overline{\text{LDAC}}$ pin is required to transfer the content of the DAC holding register to the DAC latch and to update the DAC outputs. $\overline{\text{LDAC}}$ is an asynchronous input. It can be held low if a simultaneous update of all eight channels is not needed.

For daisy-chaining, DOUT provides the data sampled on DIN with a delay of 16 clock cycles.

DSP Mode:



Difference between DSP mode (MODE = N.C. or 0) and uC (MODE = 1) mode:

- In μC mode FS needs to be held low until all 16 data bits have been transferred. If FS is driven high before the 16th falling clock edge the data transfer is cancelled. The DAC is updated after a rising edge on FS.
- In DSP mode FS only needs to stay low for 20 ns and can go high before the 16th falling clock edge.



APPLICATION INFORMATION

serial clock frequency and update rate

The maximum serial clock frequency is given by:

$$f_{sclkmax} = \frac{1}{t_{whmin} + t_{wlmin}} = 30 \text{ MHz}$$

The maximum update rate is:

$$f_{updatemax} = \frac{1}{16(t_{whmin} + t_{wlmin})} = 1.95 \text{ MHz}$$

Note, that the maximum update rate is just a theoretical value for the serial interface, as the settling time of the DAC has to be considered also.

data format

The 16 bit data word consists of two parts:

Address bits (D15...D12)

• Data bits (D11...D0)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
АЗ	A2	A1	A0		Data										

Ax: Address bits. See table.

register map

А3	A2	A1	A0	FUNCTION			
0	0	0	0	DAC A			
0	0	0	1	DAC B			
0	0	1	0	DAC C			
0	0	1	1	DAC D			
0	1	0	0	DAC E			
0	1	0	1	DAC F			
0	1	1	0	DAC G			
0	1	1	1	DAC H			
1	0	0	0	CTRL0			
1	0	0	1	CTRL1			
1	0	1	0	Preset			
1	0	1	1	Reserved			
1	1	0	0	DAC A and B			
1	1	0	1	DAC C and D			
1	1	1	0	DAC E and F			
1	1	1	1	DAC G and H			

SLAS269B - MAY 2000 - REVISED SEPTEMBER 2000

APPLICATION INFORMATION

DAC A-H and two-channel registers

Writing to DAC A–H sets the output voltage of channel A–H. It is possible to automatically generate the complement of one channel by writing to one of the four two-channel registers (DAC A and \overline{B} etc.).

The TLV5630 decodes all 12 data bits. The TLV5631 decodes D11 to D2 (D1 and D0 are ignored). The TLV5632 decodes D11 to D4 (D3 to D0 are ignored).

Preset

The outputs of all DAC channels can be driven to a predefined value stored in the Preset register by driving the PRE input low. The PRE input is asynchronous to the clock.

CTRL0

BIT	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Function	Х	Х	Х	Х	Х	Х	Х	PD	DO	R1	R0	IM
Default	Х	Х	Х	Х	Х	Х	Х	0	0	0	0	0

PD : Full device power down 0 = normal 1 = power down DO : DOUT enable 0 = disabled 1 = enabled

R1:0 : Reference select bits 0 = external, 1 = external, 2 = internal 1 V, 3 = internal 2 V

IM : Input mode $0 = \text{straight binary} \quad 1 = \text{two scomplement}$

X : Reserved

If DOUT is enabled, the data input on DIN is output on DOUT with a 16 cycle delay. That makes it possible to daisy-chain multiple DACs on one serial bus.

CTRL1

BIT	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Function	Х	Х	Х	Х	PGH	PEF	PCD	PAB	SGH	SEF	SCD	S _{AB}
Default	Х	Х	Х	Х	0	0	0	0	0	0	0	0

 P_{XY} : Power Down DAC_{XY} 0 = normal 1 = power down

 S_{XY} : Speed DAC_{XY} 0 = slow 1 = fast

XY: DAC pair AB, CD, EF or GH

In power-down mode, the amplifiers of the selected DAC pair are disabled and the total power consumption of the device is significantly reduced. Power-down mode of a specific DAC pair can be selected by setting the P_{XY} bit within the data word to 1.

There are two settling time modes: fast and slow. Fast mode of a DAC pair is selected by setting S_{XY} to 1 and slow mode is selected by setting S_{XY} to 0.




MECHANICAL DATA

DW (R-PDSO-G**)

16 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013




MECHANICAL DATA

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated