Hardware implementation of the secure hash standard

Abnous et al., "Ultra-Low-Power Domain-Specific Multimedia Processors," VLSI Signal Processing, IX, 1998, IEEE Workshop in San Francisco, CA, USA, Oct. 30-Nov. 1, 1998, pp. 461-470 (Oct. 30, 1998).

Aggarwal, et al.., "Efficient Huffman Decoding," International Conference on Image Processing IEEE 1:936-939 (Sep. 10-13, 2000). Allan et al., "Software Pipelining," ACM Computing Surveys, 27(3): 1-78 (Sep. 1995).

Alsolaim et al., "Architecture and Application of a Dynamically Reconfigurable Hardware Array for Future Mobile Communication Systems," Field Programmable Custom Computing Machines, 2000 IEEE Symposium, Napa Valley, Los Alamitos, CA. IEEE Comput. Soc. pp. 205-214 (Apr. 17-19, 2000).

Ashenden et al., "The VHDL Cookbook," Dept. Computer Science, University of Adelaide, South Australia. Downloaded from http:// tams-www.informatik.uni-hamburg.de/vhdl/doc/cookbookVHDLCookbook.pdf on Dec. 7, 2006 (Jul. 1990).

Bacon et al., "Compiler Transformations for High-Performance Computing," ACM Computing Surveys 26(4):368-373 (Dec. 1994). Balasubramonian et al., "Reducing the Complexity of the Register File in Dynamic Superscalar Processors," Proceedings of the 34fh Annual ACM/IEEE International Symposium on Microarchitecture, pp. 237-248 (Dec. 1,2001).

Banerjee et al., "A MATLAB Compiler for Distributed, Heterogeneous, Reconfigurable Computing Systems," 2000 IEEE Symposium, pp. 39-48, (Apr. 17-19, 2000).

Bapte et al., "Uniform Execution Environment for Dynamic Reconfiguration," Darpa Adaptive Computing Systems, http://isis. vanderbilt.edu/publications/archive/babty # 1999_Uniform_Ex. pdf, pp. 1-7(1999).

Baumgarte et al., "PACT XPP—A Self-Reconfigurable Data Processing Architecture," NN www.pactcorp.com/sneu/download/ ersa01.pdf; retrieved on Nov. 25, 2005 (Jun. 25, 2001). Becker et al., "An Application-Tailored Dynamically Reconfigurable Hardware Architecture for Digital Baseband Processing," IEEE Conference Proceedings Article pp. 341-346 (Sep. 18, 2000). Becker et al., "Design and Implementation of a Coarse-Grained Dynamically Reconfigurable Hardware Architecture," VLSI 2001, Proceedings IEEE Computer Soc. Workshhop, Piscataway, NJ, USA, pp. 41-46 (Apr. 19-20, 2001).

Bevstar, BevStar Bottled Water Model Advertisement Automatic

Merchandiser at www.AMonline.com (2005).

Bevstar, BevStar Point of Use Water Model Advertisement Automatic

Merchandiser at www.AMonline.com (2005).

Bishop & Loucks, "A Heterogeneous Environment for Hardware/

Software Cosimulation," Proceedings of the 30fh Annual Simulation

Symposium, pp. 14-22 (Apr. 7-9, 1997).

Brakensiek et al., "Re-Configurable Multi-Standard Terminal for heterogeneous Networks," Radio and Wireless Conference, Rawcon 2002 IEEE. pp. 27-30 (2002).

Brown et al., "Quick PDA Data Exchange," PC Magazine pp. 1-3 (May 22, 2001).

Buck et al., "Ptolemy: A Framework for Simulating and Prototyping Heterogeneous Systems," International Journal of Computer Simulation 4:155-182 (Apr. 1994).

Burns et al., "A Dynamic Reconfiguration Run-Time System," Proceedings of the 5fh Annual Symposium on Field-Programmable Custom Computing Machines, pp. 1 66-75 (Apr. 16, 1997). Business Wire, "Whirlpool Internet-Enabled Appliances to Use Beeline Shopper Software Features," http://www.whirlpoocorp.com/ news/releases/release.asp?rid=90 (Feb. 16, 2001). Buttazzo et al., "Optimal Deadline Assignment for Scheduling Soft Aperiodic Tasks in Hard Real-Time Environments," Engineering of Complex Computer Systems, Proceedings of the Third IEEE International Conference on Como, pp. 39-48 (Sep. 8, 1997). Callahan et al., "Adapting Software Pipelining for Reconfigurable Computing," in Proceedings of the International Conference on Compilers, Architectrue and Synthesis for Embedded Systmes p. 8, ACM (CASES '00, San Jose, CA) (Nov. 17-18, 2000). Chapman & Mehrotra, "OpenMP and HPF: Integrating Two Paradigms," Proceedings of the 4fh International Euro-Par Conference (Euro-Par'98), Springer-Verlag Heidelberg, Lecture Notes in Computer Science 1470:650-658 (1998).

Chen et al., "A Reconfigurable Multiprocessor IC for Rapid Prototyping of Algorithmic-Specific High-Speed DSP Data Paths," IEEE Journal of Solid-State Circuits, IEEE 35:74-75 (Feb. 1, 2001). Clarke, "Embedded Solutions Enters Development Pact with Marconi," EETimes Online (Jan. 26, 2000).

Compton & Hauck, "Reconfigurable Computing: A Survey of Systems and Software," ACM Press, ACM Computing Surveys (CSUR) 34(2):171-210(Jun. 2002).

Compton et al., "Configuration Relocation and Defragmentation for Run-Time Reconfigurable Computing," Northwestern University, http://citeseer.nj.nec.com/comptonOOconfiguration.html, pp. 1-17 (2000).

Conte et al., "Dynamic Rescheduling: A Technique for Object Code Compatibility in VLIW Architectures," Proceedings of the 28th Annulal International Symposium on Microarchitecture pp. 208-218 (Nov. 29, 1995).

Conte et al., "Instruction Fetch Mechanisms for VLIW Architectures with Compressed Encodings," Proceedings of the Annual IEEE/ ACM International Symposium on Microarchitecture (MICRO) 29:201-211 (Dec. 2, 1996).

Cray Research Inc., "Cray T3E Fortran Optimization Guide," Ver. 004-2518-002, Section 4.5 (Jan. 1999).

Cummings et al., "FPGA in the Software Radio," IEEE Communications Magazine. 37(2): 108-112 (Feb. 1999). Dandalis et al., "An Adaptive Cryptograhic Engine for IPSec Architectures," IEEE pp. 132-141 (Jan. 2000).

David et al., "DART: A Dynamically Reconfigurable Architecture Dealing with Future Mobile Telecommunication Constraints," Proceedings of the International Parallel and Distributed Processing Symposium pp. 156-163 (Apr. 15, 2002).

Deepakumara et al., "FPGA Implementation of MD5 has Algorithm," Canadian Conference on Electrical and Computer Engineering, IEEE (2001).

Dehon et al., "Reconfigurable Computing: What, Why and Implications for Design Automation," Design Automation Conference Proceedings pp. 610-615 (1999).

Dipert, "Figuring Out Reconfigurable Logic," EDN 44(16): 107-114 (Aug. 5, 1999).

Dominikus, "A Hardware Implementation of MD4-Family Hash Algorithms," 9th International Conference on Electronics, Circuits and Systems IEEE (2002).

Dorband, "aCe C Language Reference Guide," Online (Archived
Mar. 2001), http://web.archive.Org/web/20000616053819/http://
newton.gsfc.nasa.gov/aCe/aCe_dir/aCe_cc_Ref.html (Mar. 2001).
Drozdowski, "Scheduling Multiprocessor Tasks—An Overview,"
Instytut Informatyki Politechnika, pp. 1-31 (Jan. 31, 1996).
Ebeling et al., "RaPiD Reconfigurable Pipelined Datapath,"
Springer-Verlag, 6th International Workshop on Field-Program-
mable Logic and Applications pp. 126-135 (1996).
Fawer et al., "A Multiprocessor Approach for Implementing a Time-
Diversity Spread Spectrum Receiver," Proceeding sof the 1990 Inter-
national Zurich Seminal on Digital Communications, pp. 173-180
(Mar. 5-8, 1990).

Fisher, "Gone Flat," Forbes pp. 76-79 (Oct. 2001).
Fleischmann et al., "Prototyping Networked Embedded Systems,"
Integrated Engineering, pp. 116-119 (Feb. 1999).
Forbes "Best of the Web—Computer Networking/Consumer
Durables," The Forbes Magnetic 40 p. 80 (May 2001).
Gibson, "Fresh Technologies Will Create Myriad Functions," FT
Information Technology Review; World Wide Web at http://
technews.acm.org/articles/2000-2/0301w.
html?searchterm=%22fresh+technologies%22 (Mar. 1, 2000).
Glufh, "Integrierte Signalprozessoren," Elektronik 35(18): 112-118
Franzis Verlag GMBH, Munich, Germany (Sep. 5, 1986).
Gokhale & Schlesinger,"A Data Parallel C and Its Platforms," Pro-
ceedings of the Fifth Symposium on the Frontiers of Massively
Parallel Computation pp. 194-202 (Frontiers '95) (Feb. 1995).
Grimm et al., "A System Architecture for Pervasive Computing,"
Washington University, pp. 1-6 (Sep. 2000).

Halbwachs et al., "The Synchronous Data Flow Programming Language LUSTRE," Proceedings of the IEEE 79(9): 1305-1319 (Sep. 1991).

Hammes et al., "Cameron: High Level Language Compilation for Reconfigurable Systems," Proc. of the Intl. Conf. on Parallel Architectures and Compilation Techniques, pp. 236-244 (Oct. 1999). Hartenstein, "Coarse Grain Reconfigurable Architectures," Design Automation Conference, 2001. Proceedings of the ASP-Dac 2001, Asian and South Pacific Jan. 30, 2001-Feb. 2, 2001, Piscataway, Nj, US, IEEE, pp. 564-569 (Jan. 30, 2001).

Heinz, "An Efficiently Compilable Extension of {M}odula-3 for Problem-Oriented Explicitly Parallel Programming," Proceedings of the Joint Symposium on Parallel Processing (May 1993). Hinden et al., "The DARPA Internet: Interconnecting Heterogeneous Computer Networks with Gateways," IEEE Computer Magazine pp. 38-48 (1983).

Horton, "Beginning Java 2: JDK 1.3 Edition," Wrox Press, Chapter 8, pp. 313-316 (Feb. 2001).

Huff et al., "Lifetime-Sensitive Modulo Scheduling," 6th Conference on Programming Lanugage, Design and Implementation, pp. 258267, ACM (1993).

IBM, "Multisequencing a Single Instruction Stream Scheduling with Space-time Trade-offs," IBM Technical Disclosure Bulletin 36(2): 105-108 (Feb. 1, 1993).

IEEE, "IEEE Standard Verilog Hardware Description Language," downloaded from http://inst.eecs.berkeley.edu/~csl50/fa06/Labs/ verilog-ieee.pdf on Dec. 7, 2006 (Sep. 2001). Internet Wire, Sunbeam Joins Microsoft in University Plug and Play Forum to Establish A "Universal" Smart Appliance Technology Standard (Mar. 23, 2000).

Ishii et al., "Parallel Variable Length Decoding with Inverse Quantization for Software MPEG-2 Decoders," Workshop on Signal Processing Systems, Design and Implementation, IEEE pp. 500-509 (Nov. 3-5, 1997).

Isoworth, "Isoworth Beverage Dispensing Technology Worldwide Company," Brochure (May 22, 2000).

Jain et al., "An Alternative Approach Towards the Design of Control Units," Microelectronics and Reliability 24(6):1009-1012 (1984). Jain, "Parallel Processing with the TMS320C40 Parallel Digital Signal Processor," Sonitech International Inc. pp. 13-46. Retrieved from: http://www-s.ti.com/sc/psheets/spra031/spra031.pdf retrieved on Apr. 14, 2004 (Feb. 1994).

Janssen et al., "Partitioned Register File for TTAs," Proceedings of the 28th Annual International Symposium on Microarchitecture, pp. 303-312 (Nov. 1995).

Jong-Pyng et al., "Real-Time Virtual Channel Flow Control," Proceedings of the Annual International Phoenix Conference on Computers and Communications, Conf. 13, pp. 97-103 (Apr. 12, 1994). Jung et al., "Efficient Hardware Controller Synthesis for Synchronous Dataflow Graph in System Level Design," Proceedings of the 13fh International Symposium on System Synthesis pp. 79-84 (ISSS'00) (Sep. 2000).

Kaufmann et al., "Digital Spread-Spectrum Multipafh-Diversity Receiver for Indoor Communication," from Pioneers to the 21st Century; Denver, Proceedings of the Vehicular Technology Socity [sic] Confernece, NY, IEEE, US 2(Conf. 42):1038-1041 (May 10-13, 1992).

Kneip et al., "An Algorithm Adapted Autonomous Controlling Concept for a Parallel Single-Chip Digital Signal Processor," Journal of VLSI Signal Processing Systems for Signal, Image, and dVideo Technology 16(l):31-40 (May 1, 1997).

Lee & Messerschmitt, "Pipeline Interleaved Programmable DSP's: Synchronous Data Flow Programming," IEEE Transactions on Acoustics, Speech, and Signal Processing ASSP-35(9): 1334-1345 (Sep. 1987).

Lee & Messerschmitt, "Synchronous Data Flow," Proceedings of the IEEE 75(9): 1235-1245 (Sep. 1987).

Lee & Parks, "Dataflow Process Networks," Proceedings of the IEEE 83(5):773-799 (May 1995).

Liu et al., "Scheduling Algorithms for Multiprogramming in a HardReal-Time Environment," Journal of the Association for Computing 20(1):46-61 (1973).

Llosa et al., "Lifetime-Sensitive Modulo Scheduling in a Production Environment," IEEE Trans, on Comps. 50(3):234-249 (Mar. 2001). Lu et al., "The Morphosys Dynamically Reconfigurable System-OnChip," Proceedings of the First NASA/DOD Workshop on Evolvable Hardware, pp. 152-160 (Jul. 19, 1999).

Mangione-Smifh et al., "Seeking Solutions in Configurable Computing," Computer 30(12):38-43 (Dec. 1997).

Manion, "Network CPU Adds Spice," Electronic Engineering Times, Issue 1126 (Aug. 14,2000).

Mascia & Ishii., "Neural Net Implementation in Single-Chip Digital Signal Processor," IEEE (1989).

McGraw, "Parallel Functional Programming in Sisal: Fictions, Facts, and Future," Lawrence Livermore National Laboratory pp. 1-40 (Jul. 1993).

Najjar et al., "High-Level Language Abstraction for Reconfigurable
Computing," Computer 36(8):63-69 (Aug. 2003).
Nichols et al., "Data Management and Control-Flow Constructs in a
SIMD/SPMD Parallel Language/Compiler," Proceedings of the 3rd
Symposium on the Frontiers of massively Parallel Computation pp.
397-406 (Oct. 1990).

OpenMP Architecture Review Board, "OpenMP C and C++ Appli-
cation Program Interface," pp. 7-16 (Oct. 1998).
Oracle Corporation, "Oracle8i JDBC Developer's Guide and Refer-
ence," Release 3, 8.1.7, pp. 10-8-10-10 (Jul. 2000).
Pauer et al., "Algorithm Analysis and Mapping Environment for
Adaptive Computing Systems: Further Results," Proc. IEEE Sympo-
sium on FPGA's for Custom Computing Machines (FCCM), Napa
CA (1999).

Pauer et al., "Algorithm Analysis and Mapping Environment for Adaptive Computing Systems," Presentation slides, Third Bi-annual Ptolemy Miniconference (1999).

Ramamrifham et al., "On Scheduling Algorithms for Real-Time Multiprocessor Systems," Algorithms and Applications, Proceedings of the International conference on Parallel Processing 3:143-152 (Aug. 8, 1989).

Schneider, "A Parallel/Serial Trade-Off Methodology for Look-Up Table Based Decoders," Proceedings of the Design Automation Conference 34:498-503 (Jun. 9-13, 1997).

Sidhu et al., "A Self-Reconfigurable Gate Array Architecture," 10 International Workshop on Field Programmable Logic and Applications http://coblitz.codeen.org:3125/citeseer.ist.psu.edu/cache/papers/cs/17524/http:zSzzSzmaarcii.usc. eduzSzPublicationsZSzsidhu fp 100 .pdf/

sidhu00selfreconfigurable.pdf retrieved on Jun. 21, 2006 (Sep. 1, 2001).

Smith, "Intro to Asics: ASIC Cell Libraries," at http://iroi.seu.edu. cn/books/asics/Book2/CH01/CH01.5.htm, printed on Feb. 4, 2005 (Jun. 1997).

Souza, "Computing's New Face—Reconfigurable Devices Could Rattle Supply Chain," Electronic Buyers' News Issue 1205, p. 1 (Apr. 3, 2000).

Souza, "Quicksilver Buys White Eagle," Electronic Buyers News, Issue 1220 (Jul. 17, 2000).

Sriram et al., "MPEG-2 Video Decoding on the TMS320C6X DSP Architecture," Conference Record of the 32nd Asilomar Conference onSignals, Systems, and Computers, IEEE pp. 1735-1739 (Nov. 1-4, 1998).

Steiner, "Coke Chiefs Latest Daft Idea—A Cola Tap in Every House," Sunday Times (Mar. 2001).

Sun Microsystems, "Fortran 3.0.1 User's Guide, Revision A," pp. 57-68 (Aug. 1994).

Svensson, "Co's Join On Home Web Wiring Network," Associated
Press Online printed on Apr. 30, 2008 (Jun. 2000).
Tang et al., "Thread Partitioning and Scheduling Based on Cost
Model," Proceedings of the Ninth Annual ACM Symposium on Par-

allel Algorithms and Architectures, pp. 272-281 Retrieved from: http://doi.acm.org/10.1145/258492.2585 retrieved on Aug. 25, 2004 (1997).

Vaya, "VITURBHO: A Reconfigurable Architecture for Ubiquitous
Wireless Networks," A Thesis Submitted in Partial Fulfillment of the
Requirements for the Degree Master of Science; RICE University
(Aug. 2002).

Wang et al., "Cell Search in W-CDMA," IEEE Journal on Selected
Areas in Communications 18(8):1470-1482 (Aug. 2000).
Wardell, "Help for Hurried Cooks?," Popular Science, p. 32 (May
2000).

Whiting & Pascoe, "A History of Data-Flow Languages," IEEE Annals of the History of Computing 16(4):38-59 (1994). Williamson & Lee, "Synthesis of Parallel Hardware Implementations from Synchronous Dataflow Graph Specifications," Conference Record of the Thirtieth Asilomar Conference on Signals, Systems and Computers 1340-1343 (Nov. 1996).

Wirthlin et al., "A Dynamic Instruction Set Computer," Proceedings of the IEEE Symposium on FPGA's for Custom Computing Machines, pp. 99-107 (Apr. 21, 1995).

WWW.APPLIANCEMAGAZINE.COM, World Wide Web at http:// web.archive.org/web/20000511085402/http://www.appliancemagazine.com/ printed on Apr. 30, 2008. WWW.BESTROM.COM, BreakmateTM from www.bestrom.com printed on Apr. 29, 2008.

WWW.BEVERAGEEXPRESS.COM, Beverage Express from www.beverageexpress.com printed on Apr. 30, 2008. WWW.BEVSTAR.COM, Isoworth Beverage Dispensing Technology Worldwide from www.bevstar.com printed on Apr. 30, 2008. WWW.BONATOR.COM, from The World Wide Web at http://web. archive.org/web/20000510102440/http://www.nonator.com/ printed on Apr. 30, 2008.

WWW.ECOMMERCE.DEWPOINTINC.COM, Swiss Mountain Coffees from www.ecommerce.dewpointinc.comprinted on Apr. 30, 2008.

WWW.GATEWAY.COM, Worldwide Web, http://web.archive.org/ web/20000229192734/www.gateway.com/productpages/ 9300splash/index.shtml Available on Mar. 3, 2000, 1 page (Mar. 3, 2000).

WWW.ICL.COM, from the Worldwide Web at http://www.icl.com printed on Apr. 30, 2008.

WWW.MARCHERITA2000.COM; from Margherita2000.com printed Apr. 30, 2008 (Jan. 26, 2001).

WWW.SODACLUBENTERPRISES.COM, Soda-Club Enterprises
from www.sodaclubenterprises.com printed on Apr. 30, 2008.
WWW.SYMBOL.COM, Smybol from www.symbol.com printed on
Apr. 30, 2008.

WWW.WUNDERBAR.COM, Wunder-Bar Dispensing Systems
from www.wunderbar.com printed on Apr. 30, 2008.
Xilinx, "Virtex-II Pro Platform FPGAs: Functional Description
DS083-2 (v2.5)," Product Specification, pp. 13-46 (Jan. 20, 2003).
Young, "Architecture Powers up IPSec, SSL," EETimes, Los Gatos,
CA, pp. 1-4 http://www.eetimes.com/story/OEG20011102S0065
(Nov. 2, 2001).

Yuan et al., "A Decomposition Approach to Non-Preemptive Real-
Time Scheduling," Real Time Systems 6(l):7-35 (1994).
Zaino et al., "Algorithm Analysis and Mapping Environment for
Adaptive Computing Systems," Final Technical Report, DARPA
Contract F33615-97-C-1174 (Sep. 2001).

Zhang et al., "A IV Heterogeneous Reconfigurable Processor IC for
Baseband Wireless Applications," 2000 IEEE Solid.

* cited by examiner