A buffer circuit with controlled output switching rate suitable to suppress ground or power supply line voltage spikes attributable to current surges. The voltage driving the gate electrode of the selected CMOS inverter output transistor is controlled in rate of rise using three parallel connected sources...http://www.google.com.hk/patents/US4880997?utm_source=gb-gplus-share專利 US4880997 - Low noise output buffer circuit
